What is Claimed is:

1	1.	A zero-generating apparatus for use with an instruction set architecture	
2	without an r0 register, comprising:		
3		a physical zero register which reads as a zero value;	
4		a Register Alias Table (RAT) for storing an instruction register map; and	
5		a Zeroing Instruction Logic (ZIL) unit for detecting a zeroing instruction	
6	and modifying	ng said RAT with a pointer to said physical zero register.	
1	2.	An apparatus in accordance with claim 1, wherein:	
2		said physical zero register is a read only memory (ROM).	
1	3.	An apparatus in accordance with claim 1, wherein:	
2		said ZIL unit detects said zeroing instruction in a trace cache line.	
1	4.	An apparatus in accordance with claim 3, further comprising:	
2		an r0 register field logically coupled to said trace cache line for mapping to	
3	said physica	l zero register.	

An apparatus in accordance with claim 1, wherein:

10.

1

6

modifying said subsequent instruction.

	1	18.	A method in accordance with claim 17, further comprising:
	2		pointing to a physical zero register where said subsequent instruction is not
	3	within a com	amon trace cache line.
	1	19.	A method in accordance with claim 17, wherein:
	2		modifying said subsequent instruction involves replacing instruction
	3	sources.	
	1	20.	A method in accordance with claim 17, wherein:
	2		modifying said subsequent instruction involves using a move (MOV)
	3	instruction.	
	1	21.	A method in accordance with claim 17, wherein:
	2		said subsequent instruction is modified in response to its location in a trace
100000	3	cache relativ	re to said zeroing instruction.